FORM-PTO-1396 (Rev. 12-29-99) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER

025219-329

## TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371

U.S. APPLICATION No. (If known, see 37 C.F.R. 1.5)
Unassigned 831166

INTERNATIONAL APPLICATION NO. PCT/FR99/02724

15.  $\square$  A change of power of attorney and/or address letter.

PCT Request, International Search Report & Cited References

16. Other items or information:

INTERNATIONAL FILING DATE November 8, 1999

PRIORITY DATE CLAIMED November 9, 1998

i		INVENTION LEL ARCHITECTURE DIGITAL FILTER AND SPREAD SPECTRUM SIGNAL RECEIVER USING SUCH A FILTER			
APP	LICAN	NT(S) FOR DO/EO/US			
Seb	astie	en LEVEQUE; Norbert DANIELE; Didier LATTARD; Bernard PIAGET			
Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:					
1.	$\boxtimes$	This is a FIRST submission of items concerning a filing under 35 U.S.C. 371.			
2.		This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371.			
3.	□ -	This is an express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and the PCT Articles 22 and 39(1).			
4.	×	A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.			
ъ.	×	A copy of the International Application as filed (35 U.S.C. 371(c)(2))			
		a. $\square$ is transmitted herewith (required only if not transmitted by the International Bureau).			
		b. 🛮 has been transmitted by the International Bureau.			
Į.		c. D is not required, as the application was filed in the United States Receiving Office (RO/US)			
	A translation of the International Application into English (35 U.S.C. 371(c)(2)).				
7.		Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))			
7.		a.   are transmitted herewith (required only if not transmitted by the International Bureau).			
		b. D have been transmitted by the International Bureau.			
		c. $\square$ have not been made; however, the time limit for making such amendments has NOT expired.			
seedis		d.  have not been made and will not be made.			
8.		A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).			
9.	$\boxtimes$	An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).			
10.		A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).			
Item	s 11.	to 16. below concern other document(s) or information included:			
11.	Ø	An Information Disclosure Statement under 37 CFR 1.97 and 1.98.			
12.	$\boxtimes$	An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.			
13.	X	A FIRST preliminary amendment.			
		A SECOND or SUBSEQUENT preliminary amendment.			
14.		A substitute specification.			

u.s. A Una	APPLICATION NO. (If kno assigned	own,/se0*9.F.#. 189311	6 PCT/FR99/02724				NEY'S DOCKET NUMBER
17.	☐ The following	a fees are submitted:	<del></del>		CALCUI	LATIONS	PTO USE ONLY
	1110 1011011111	CFR 1.492(a)(1)-(5)):					<u> </u>
ĺ	•	al preliminary examination fee	(37 CFR 1.482)				
	nor international se	earch fee (37 CFR 1.445(a)(2)		. \$1,000.00 (960)			
		ninary examination fee (37 CF tional Search Report prepared	R 1.482) not paid to I by the EPO or JPO	\$860.00 (970)			
		ninary examination fee (37 CF earch fee (37 CFR 1.445(a)(2)	R 1.482) not paid to USPTO ) paid to USPTO	\$710.00 (958)			
		ninary examination fee paid to ot satisfy provisions of PCT A	USPTO (37 CFR 1.482) Article 33(1)-(4)	\$690.00 (956)			
	International prelim and all claims satis	ninary examination fee paid to fied provisions of PCT Article	USPTO (37 CFR 1.482) 33(1)-(4)	\$100.00 (962)			г
		ENTER	APPROPRIATE BASIC F	EE AMOUNT =	<del></del>	860.00	
		154) for furnishing the oath o t claimed priority date (37 CF		20 🗆 30 🗆	\$		
	Claims	Number Filed	Number Extra	Rate			
Total	Claims	9 -20 =	0	X\$18.00 (966)	\$		
Indep	endent Claims	1 -3 =		X\$80.00 (964)	\$		
7	ple dependent clair	n(s) (if applicable)		+ \$270.00 (968)	\$		
			TOTAL OF ABOVE CA	ALCULATIONS =	\$	860.00	
Reduc	ction for 1/2 for fill	ing by small entity, if applicab	le (see below).		\$		-
g				SUBTOTAL =	\$	860.00	
Proce monti	essing fee of \$130.	00 (156) for furnishing the Ert claimed priority date (37 CFI	nglish translation later than R 1.492(f)).	20 🗆 30 🗆 +	\$		
din.			TOTAL N	ATIONAL FEE =	\$	860.00	
Pee fo	or recording the en propriate cover sh	closed assignment (37 CFR 1, eet (37 CFR 3.28, 3.31). \$40	.21(h)). The assignment must ).00 (581) per property +	be accompanied by	\$	40.00	
	·		TOTAL FEE	S ENCLOSED =	\$	900.00	
					Amo	unt to be: refunded	\$
						charged	\$
a.	☐ Small entity	status is hereby claimed.					
b.	A check in t	he amount of \$ 900.00	_ to cover the above fees is e	enclosed.			
c.							
⊦d.	The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. <u>02-4800</u> . A duplicate copy of this sheet is enclosed.			ment to Deposit			
		appropriate time limit under 3 granted to restore the applica	7 CFR 1.494 or 1.495 has no tion to pending status.	et been met, a petition	to revive	(37 CFR 1.	137(a) or (b))
SENI	D ALL CORRESPO	NDENCE TO:	$\langle \cdot \rangle /$	0.11.115	16		
		ANE, SWECKER & MATHIS	, L.L.P. SIGN	JATURE	<u> </u>		The state of the s
	P.O. Box Alexandria (650)622	a, Virginia 22313-1404	<u>Rob</u> NAM	ert E. Krebs IE	<del></del>		
			25,8				
				STRATION NUMBER			

## JC08 Rec'd PCT/PTO 0 7 MAY 2001

Patent Attorney's Docket No. <u>025219-329</u>

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of	)
Leveque, et al.	) Group Art Unit: Unassigned
Application No.: Unassigned	) Examiner: Unassigned
Filed: Herewith	)
For: PARALLEL ARCHITECTURE DIGITAL FILTER AND SPREAD	)
SPECTRUM SIGNAL RECEIVER	)
USING SUCH A FILTER	)

#### PRELIMINARY AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Prior to examination, please amend the subject application as follows:

#### IN THE SPECIFICATION

Please amend the specification by inserting before the first line the sentence:
"This application is a national phase of PCT/FR99/02724, and International Application
No. 98/14071, which was filed on November 22, 1999, and was not published in English."

#### **IN THE CLAIMS**:

Please amend claim 6 as follows:

- 6. (Amended) A receiver for direct sequence spread spectrum signals comprising:
- at least an analog/digital converter (CAN(I), CAN (Q)) receiving a spread spectrum signal and delivering digital samples of this signal,
- at least a digital filter (F(I), F(Q)) with coefficients  $(C_j)$  adapted to the spread spectrum sequence, this filter receiving the samples delivered by the digital/analog converter and delivering a filtered signal,
- means (DD, Inf/H, D) for processing the filtered signal able to restore the transmitted data (d), this receiver being characterized in that the digital filter (F(I), F(Q)) is a parallel architecture digital filter according to claim 1.

#### PLEASE ADD THE FOLLOWING CLAIMS:

- 10. A receiver for direct sequence spread spectrum signals comprising:
- at least an analog/digital converter (CAN(I), CAN (Q)) receiving a spread spectrum signal and delivering digital samples of this signal,
- at least a digital filter (F(I), F(Q)) with coefficients  $(C_j)$  adapted to the spread spectrum sequence, this filter receiving the samples delivered by the digital/analog converter and delivering a filtered signal,

- means (DD, Inf/H, D) for processing the filtered signal able to restore the transmitted data (d), this receiver being characterized in that the digital filter (F(I), F(Q)) is a parallel architecture digital filter according to claim 5.

#### REMARKS

Entry of the foregoing amendment to the Specification is requested to comply with the requirements of 37 C.F.R. 1.78(a)(2).

The claims of the subject application have been amended to avoid multiple dependency. Favorable consideration of the subject application is respectfully requested.

Attached hereto is a marked-up version of the changes made to the claims by the current amendment. The attached page is captioned "Version with markings to show changes made."

Respectfully submitted,

BURNS, DOANE, SWECKER & MATHIS, L.L.P.

Robert E. Krebs

Registration No. 25,885

Post Office Box 1404 Alexandria, Virginia 22313-1404 (650) 622-2300

Date: May 4, 2001

#### VERSION WITH MARKINGS TO SHOW CHANGES MADE

In the claims:

Claim 6 has been amended as follows:

- 6. (Amended) A receiver for direct sequence spread spectrum signals comprising:
- at least an analog/digital converter (CAN(I), CAN (Q)) receiving a spread spectrum signal and delivering digital samples of this signal,
- at least a digital filter (F(I), F(Q)) with coefficients (C<sub>j</sub>) adapted to the spread spectrum sequence, this filter receiving the samples delivered by the digital/analog converter and delivering a filtered signal,
- means (DD, Inf/H, D) for processing the filtered signal able to restore the transmitted data (d), this receiver being characterized in that the digital filter (F(I), F(Q)) is a parallel architecture digital filter according to any of claims 1 to 5.

Claims 10 has been added.

# PARALLEL ARCHITECTURE DIGITAL FILTER AND SPREAD SPECTRUM SIGNAL RECEIVER USING SUCH A FILTER

#### DESCRIPTION

#### Technical field

The object of the present invention is a parallel architecture digital filter and a signal receiver with spectrum spreading using such a filter.

The filter of the invention may be used in any technique with a high information rate, but it particularly suitable for direct sequence spectrum digital transmissions where it may be used as an adapted filter. Therefore the invention finds a particular application in wireless local networks (WLAN), in local loops for wireless subscribers (WLL), in mobile telephony, in home automation and remote data collection, communications in transportation, in cable television and in multimedia services on cable networks, etc...

15

20

25

10

#### State of the prior art

The spectrum spreading technique consists in modulating a digital symbol to be transmitted by a pseudorandom sequence known to the user. Each sequence is composed of N elements called "chips", the period of which is the N<sup>th</sup> fraction of the period of a symbol. This results in a signal with a spectrum spreading over an N-fold larger range as that of the original signal. On reception, demodulation consists in correlating the received signal with the sequence used upon emission in order to rediscover the initial symbol.

This technique has many advantages:

- discretion, as the emitted signal power is constant and spread over an N-fold larger band, its power spectral density is reduced by a factor N;
- immunity with regards to intentional or parasitic narrow band emissions, the correlation operation carried out at the receiver's level leading to spectral spreading of these emissions;
- interception difficulty (for the usual
   signal-to-noise ratios), as demodulation requires
   knowledge of the sequence used upon emission;
  - resistance to multiple paths which, under certain conditions, cause frequency selective fading and therefore only affect the emitted signal partly;
- possibility of using code divison multiple access (CDMA): several direct sequence spread spectrum links may share the same frequency band by using orthogonal spreading codes.

A description of this technique may be found in 20 two general references:

- Andrew J. VITERBI: "CDMA-Principles of Spread Spectrum Communication", Addison-Wesley Wireless Communications Series, 1975,
- John G. PROAKIS: "Digital Communications", Mc-25 Graw-Hill International Editions, 3<sup>rd</sup> edition, 1995.

Appended Fig. 1 illustrates the general structure of a direct sequence spread spectrum signal receiver. As an example, it is assumed that the modulation carried out upon emission is a phase difference modulation. Receiver of Fig. 1 includes two parallel channels, marked by indices I and Q, for treating a signal in phase with the carrier and a signal in phase quadrature with the latter. The receiver thus comprises

30

25

two inputs E(I), E(Q), two analog/digital converters CAN(I), CAN(Q), two adapted filters F(I), F(Q) delivering two signals S(I), S(Q), a differential demodulation circuit DD delivering two signals traditionally marked as "DOT" and "CROSS" (which are the sums or differences of the sample products), a Inf/H circuit, restoring an information signal Sinf and a clock signal SH, and finally a decision circuit D, the output S of which restores data d.

performs filter F(I), F(Q) adapted 10 correlation operation between the received signal and a sequence used upon emission. pseudorandom operation consists in storing a certain number of successive samples and in performing a weighted sum by weighting coefficients which are of 15 means coefficients of the digital filter. In the particular case of direct sequence spectrum spreading using binary sequences, these coefficients are equal to +1 and to -1, according to the sign of the chips forming the pseudorandom sequence. 20

CAN(Q) CAN(I) and converters Analog/digital is the chip operate at frequency  $F_t=n_eF_c$  where  $F_c$ frequency (F<sub>c</sub>=1/T<sub>c</sub>),  $n_{\rm e}$  is the number of samples taken in a chip period  $(T_{\rm c})$  and N is the number of chips in each sequence. The number of stored samples is equal to  $\ensuremath{n_{\mathrm{e}}}\ensuremath{N}.$  For simplifying the discussion, it will be assumed that only one sample is taken per chip. The number of into account and coefficients is samples taken therefore equal to N.

The correlation operation consists in multiplying the retained samples, noted as  $I_{k-j}$ , where k is a time index and j is a shift with respect to this index, with as many coefficients noted as  $C_{N-1-j}$ , and in calculating

the sum of these products i.e.:

$$C_{N-1}I_k + C_{N-2}I_{k-1} + .... + C_0I_{k-(N-1)}$$

which may be written:

$$S_{k} = \sum_{i=0}^{N-1} C_{N-1-i} I_{k-j}$$

5

10

15

20

25

This weighted sum is obtained at each sampling period and therefore depends on index k. Signal  $S_k$  represents the required correlation signal. Generally, it exhibits a very sharp peak when all the samples taken into account correspond to the chips of the pseudorandom sequence used upon emission.

Fig. 2 shows a circuit, called an adapted filter, able to produce the signal  $S_k$ . The illustrated example corresponds to the simple case when N=4. this circuit comprises an input illustrated, connected to a analog/digital converter CAN, a shift register formed with four flip-flops B0, B1, B2, B3 for multipliers  $M_0, M_1, M_2, M_3$  receiving on the one hand the four samples  $I_k$ ,  $I_{k-1}$ ,  $I_{k-2}$ ,  $I_{k-3}$  stored in the flip-flops and four coefficients  $C_3, C_2, C_1, C_0$  which are assumed to be known. This filter further comprises an adder ADD which forms the sum of the partial products delivered by the multipliers. The general output S delivers the desired signal  $S_k$ .

If  $n_e$  samples are taken instead of only one per chip period, previous considerations remain valid, except that the total number of samples to be taken into account becomes  $n_eN$  instead of N. The number of coefficients must also be equal to  $n_eN$  but with  $n_e$  repetitions for samples located in a same chip period  $(T_c)$ . For example, for a pseudorandom sequence of 31 chips, and for two samples per chip, 2x31=62 samples

15

20

25

30

will have to be taken into account with 62 coefficients formed from 31 pairs of equal coefficients:  $C_{61}=C_{60}$ ,  $C_{59}=C_{58}$ , ...,  $C_1=C_0$ . However a weighted sum will always be formed, i.e.:

5 
$$S_k = C_{61}I_k + C_{60}I_{k-1} + \dots + C_1I_{k-60} + C_0I_{k-61}$$

The diagram of Fig. 3 illustrates the sampling times in the case of two samples per chip period. These times are marked by crosses distributed along a time axis. They are separated by a working period  $T_t$  equal to  $1/n_eF_c$ . Period  $T_b$  is equal to N times  $T_c$  and represents the duration of a data bit (in the illustrated case N=4). Several bits may make up a symbol according to the selected modulations.

In such a technique, the processing rate is directly related to the product DxNxn<sub>e</sub> where D is the transmitted data rate. This quantity is a frequency, called the operating frequency (or working frequency). The longer the length N of the pseudorandom sequence, the better are the processing gain, resistance to disturbances, discretion of the link and robustness of the latter faced with possible interception. To benefit from these advantages, the direct sequence spread spectrum modulation technique should use length of sequences of at least a few tens of chips.

Furthermore, the performance of a direct sequence spread spectrum system in a multipath environment, depends on its time resolution, which is equal at best to the duration  $T_{\rm c}$  of a chip. The higher the time resolution, the smaller  $T_{\rm c}$ , more it will be possible to separate propagation paths and thus increase the diversity order. It is therefore worth having a high chip frequency.

As the present tendency is further to increase

data rate, it is understood that operating frequency for processing means will always increase. But this increase finds its limit in the technology of the components used. In the present state of the art, certain compromises have to be adopted between the desired performances (high processing rate) and circuit possibilities. These compromises vary according to the manufacturers:

- at HARRIS, component HFA3824, operates

  10 around 44 MHz with sequences from 11 to 16 chips and
  with two samples per chip. Thus, HARRIS obtains up
  to 4 Mbits/s with a sequence of 11 chips and QPSK
  (Quaternary Phase Shift Keying using 2 bits per symbol)
  modulation. With the new component HFA3860, 11 Mbits/s

  15 may be obtained through a more complex modulation (8
  bits per symbol) and with sequences of a length of
  only 8 (its working frequency remains at 44 MHz).
- at STANFORD TELECOM, component STEL2000A substantially operates at the same rate (45 MHz). It 20 provides links up to 2 Mbits/s with sequences of 11 chips and two samples per chip.
  - at SIRIUS COMMUNICATION, component SC2001 operates at 47 MHz and processes up to eight samples per chip and uses sequences of a length from 1 to 1023 chips. The maximum binary rate achieved with a minimum length sequence is 11.75 Mbits/s.
  - The present applicant has himself developed a processing circuit working at a rate of 75 MHz. It processes up to 16 samples per chip for minimum length sequences and allows the use of sequences of a length from 4 to 64 chips. The maximum binary rate reaches 32.5 Mbits/s for sequences of length 4, with one sample per chip.

25

30

10

15

20

25

This discussion of the state of the art shows that attain order to binary rates than 10 Mbits/s, two solutions are available to one the art: either use a more complex skilled in modulation, which increases the number of bits per symbol, while processing relatively short lengths (HARRIS solution with sequences of length 8), or reduce the length of the sequence in order to have a compatible rate with the maximum working frequency imposed by technology (65 MHzfor the present applicant).

With the present invention, it is possible to go beyond these compromises by using a parallel architecture filter. The advantages of spectrum spreading may thus be utilized at best by using long pseudorandom sequences, while allowing for high rates.

Parallel architecture filters are already known. For example, document DE-A-196 27 305 describes a filter with several channels working with a plurality of coefficients, whereby these coefficients are utilized through a circular permutation.

Such a filter is not adapted to spectrum spreading with long sequences. On the contrary, the present invention provides a filter with a structure which provides a specific weighted summation adapted to this technique.

#### Description of the invention

The filter of the invention comprises several channels and, in each channel, several stages and it is structured in order to produce intermediate signals which are special weighted sums of input signals and to produce sum signals of these intermediate signals for

25

obtaining the required filtered signals.

More specifically, the object of the present invention is a parallel digital filter receiving p input signals  $(I_0, \ldots, I_i, \ldots, I_{p-1})$  and delivering output signals  $(S_0, \ldots, S_i, \ldots, S_{p-1})$  which are the sums of signals input weighted with Μ coefficients  $(C_0, C_1, \ldots, C_{M-1}),$ wherein this filter comprises parallel channels  $(V_0, \ldots, V_i, \ldots, V_{p-1})$  receiving the p input signals  $(I_0, \ldots, I_i, \ldots, I_{p-1})$ , characterized in that it comprises r+1 stages  $(E_0, \ldots, E_j, \ldots, E_r)$ , where r is the integer portion of the ratio (M+p-2)/p, wherein stage of rank j delivers p intermediate signals  $({R_0}^j, \dots, {R_i}^j, \dots, {R_{p-1}}^j)$  which are the weighted sums of input signals defined by:

15 
$$R_{i}^{J} = \sum_{q=0}^{p-1} (C_{M-1-q+i-jp}) I_{q+jp}$$

the filter further comprising summing means  $(\Sigma)$  receiving said intermediate signals  $(R_i{}^j)$  and delivering p sums defined by:

$$S_i = \sum_{j=0}^r R_i^j$$

20 these p sums forming the p output signals  $(S_0, \ldots, S_i, \ldots, S_{p-1})$ .

As the filter comprises p channels working at a frequency reduced by a factor p with respect to the frequency of the whole with a given technology, with a given operating frequency and with a fixed sequence length, the rate for the data processed by the whole of the filter of the invention is multiplied by p.

In an embodiment, the number of channels p is equal to 2. The filter then comprises a first channel with first storing means for the samples of even rank and a second channel with second means for storing the

samples of odd rank, each channel further respectively comprising first and second means, for respectively calculating even and odd weighted sums, respectively.

The object of the present invention is also a direct sequence spread spectrum signal receiver comprising:

- at least an analog/digital converter receiving a spread spectrum signal and delivering digital signals of this signal,
- at least a digital filter with coefficients adapted to the spread spectrum sequence, this filter receiving the samples delivered by the digital/analog converter and delivering a filtered signal,
- means for processing the filtered signal able to
   restore the transmitted data,

this receiver being characterized in that the digital filter is the filter defined earlier.

#### Short description of the drawings

- Fig. 1 already described, shows a known receiver for spread spectrum signals;
  - Fig. 2 already described, shows a known digital filter;
- Fig. 3 already described, is a time diagram 25 showing the sampling times in a known filter;
  - Figs. 4A, 4B, 4C illustrate a simplified parallel architecture digital filter according to the invention;
- Fig. 5 illustrates means for separating the even and odd samples;
  - Fig. 6 is a time diagram showing the sampling times and illustrating the reduction in working frequency related to the parallel architecture;

- Fig. 7 shows the filter output means for composing a unique filtered signal;
- Fig. 8 illustrates the time history of the output signals and of their interlacing in order to form the unique filtered signal;
- Fig. 9 illustrates a particular embodiment of the filter with complementary output flip-flops and multiplexers;
- Fig. 10 schematically shows a two channel (I,Q)

  10 receiver using a parallel architecture filter according
  to the invention in each channel;
  - Fig. 11 shows both signal pairs delivered by the filters of both channels;
- Fig. 12 shows the filter architecture in the 15 general case of p channels;
  - Fig. 13 shows the structure of one of the stages;
  - Fig. 14 illustrates a particular embodiment of the means for summing the intermediate signals;
- 20 Fig. 15 illustrates a particular filter case for p=2 and M=7.

#### Detailed description of the particular embodiments

In the description which follows, it will initially be assumed that the number p of channels is equal to 2.

This will then be generalized to the case when p is any value.

In order to illustrate the principle of the filter of the invention, the very simple case of pseudorandom sequences comprising four chips with only one sample per chip will further be considered as in the discussion of the state of the art. Needless to say

10

15

20

that practically, the sequence will comprise many more chips and many samples may be taken during a chip period.

Figs. 4A and 4B illustrate two imaginary circuits corresponding to the even and odd situations and Fig. 4C illustrates the actual circuit obtained by merging both of these imaginary circuits. In all the figures, the first storing means comprise a first register  $R^p$  with two flip-flops  $B_0^p$ ,  $B_1^p$ , able to store two even samples,  $I_{k-1}^p$ ,  $I_k^p$ , respectively and the second storing means comprise a second register  $R^i$  with two flip-flops  $B_0^i$ ,  $B_1^i$ , able to store two odd samples,  $I_{k-1}^i$ ,  $I_k^i$ , respectively. These two registers are supplied with even  $I^p$  and odd  $I^i$  samples, respectively, obtained by means which will be described later in connection with Fig. 5. The illustrated filter also comprises even multipliers  $M_0^p$ ,  $M_1^p$ ,  $M_2^p$ ,  $M_3^p$  and odd multipliers  $M_0^i$ ,  $M_1^i$ ,  $M_2^i$ ,  $M_3^i$  and two even and odd adders ADDp, ADDp.

When, in the four samples considered, the oldest sample is odd (i.e.  $I_{k-1}{}^{i}$ ), the filter must be able to form the following weighted sum  $S_{i}{}^{k}$ :

$$S_{k}^{i} = C_{3}I_{k}^{p} + C_{2}I_{k}^{i} + C_{1}I_{k-1}^{p} + C_{0}I_{k-1}^{i}$$
(1)

or:

$$S_{k}^{i} = \sum_{i=0}^{1} \left[ C_{3-2j} I_{k-j}^{p} + C_{2-2j} I_{k-j-1}^{i} \right]$$
 (2)

25 At the next sampling time, the oldest sample becomes even and the weighted sum to be calculated becomes  $S_k^{\ p}$ :

$$S_k^p = C_3 I_k^i + C_2 I_k^p + C_1 I_{k-1}^i + C_0 I_{k-1}^p$$
(3)

or

30 
$$S_k^p = \sum_{i=0}^{1} \left[ C_{3-2j} I_{k-j}^i + C_{2-2j} I_{k-j}^p \right]$$
 (4)

15

Therefore the even and odd registers should be combined to two different sets of multipliers and adders so that the weighted sums  $S_k{}^i$ , and  $S_k{}^p$ , may be calculated alternately. Fig. 4A shows the means able to calculate the first weighted sum  $S_k{}^i$ . The even samples are weighted by coefficients  $C_3$  and  $C_1$  whereas the odd samples are weighted by coefficients  $C_2$  and  $C_0$ . In Fig. 4B, the even samples are multiplied, this time, by coefficients  $C_2$  and  $C_0$  whereas the odd samples are multiplied by  $C_3$  and  $C_1$  and the second weighted sum  $S_k{}^p$  is obtained.

The complete filter should therefore be as illustrated in Fig. 4C, with four even multipliers  $M_3^p$ ,  $M_2^p$ ,  $M_1^p$ ,  $M_0^p$  connected to the even register  $R^p$  and four odd multipliers  $M_3^i$ ,  $M_2^i$ ,  $M_1^i$ ,  $M_0^i$  connected to the odd register  $R^i$ . Two adders ADD<sup>i</sup>, ADD<sup>p</sup> each connected to four, alternately even and odd multipliers, complete the register. These two adders deliver correlation signals  $S_k^i$  and  $S_k^p$ .

20 In order to form the two flows of even and odd odd samples feeding the even and registers, respectively, the means illustrated in Fig. 5 may be used. These are two analog/digital converters, even CAN<sup>p</sup> and odd CAN<sup>i</sup>, respectively, receiving a same signal I. These converters are controlled by two signals from 25 a clock H working at the working frequency  $F_t$  equal to  $n_eF_c/2$ , one being shifted by one half-period with respect to the other, i.e.  $\tau = T_t/2 = 1/n_e F_c$ .

The diagram of Fig. 6 shows the sampling times,  $t_e^p$  30 for the even converter CAN<sup>p</sup> and  $t_e^i$  for the odd converter CAN<sup>i</sup>. Two series of samples are thereby obtained, with samples spaced out with the working period  $T_t=2/n_eF_c$ , both series being shifted by the value

15

20

25

30

 $T_{\rm t}/2$  relatively to each other. So globally, this is still a sampling at frequency  $n_0F_{\rm c}$ , but at the level of the component used in each channel, the working frequency is halved. By comparing with Fig. 3 already described, it is immediately apparent that by resorting to the parallel architecture, the working frequency of the components is divided by 2.

Comparison between Fig. 4C and Fig. 2 also shows that the filter of the invention has the same number of flip-flops than a filter from the prior art, but twice as many multipliers and two adders instead of only one. This increase in the number of components is widely compensated by the increase in data rate, in other words by the reduction in working frequency (factor 2).

Combining the two signals obtained at the output of adders  $ADD^i$  and  $ADD^p$  remains to be done if need be. Fig. 7 shows that for this purpose, a duplexer DPX is sufficient which alternately takes one of the sums  $S_k{}^i$  then the other one  $S_k{}^p$  in order to obtain a unique filtered signal  $S_k$ .

The diagram of Fig. 8 shows the time history of the first weighted sums  $S_k{}^i$  and of the second weighted sums  $S_k{}^p$  and of the combined sum  $S_k$ . At each half-period  $T_t/2=1/n_eF_c$ , the value of the weighted sum is obtained as for a sequential filter which would operate at frequency  $n_eF_c$ .

Of course, case N=4 and  $n_e$ =1 is hardly a realistic one and it is only used for describing the invention. Practically, each register will have  $Nxn_e/2$  flip-flops and there will be  $2xNxn_e$  multipliers and  $Nn_e$  weighting coefficients (N groups of  $n_e$ ). The general expression of the sums to be calculated may be obtained by setting M=Nxn<sub>e</sub>. The weighted sums  $S_k^p$  and  $S_k^i$  are slightly

different according to whether M is even or odd:

#### 1) Odd M

5

10

15

20

25

The filter calculates the following two quantities:

$$S_{k}^{p} = \sum_{i=0}^{(M-1)/2} \left[ C_{M-1-2j} I_{k-j}^{i} + C_{M-2-2j} I_{k-j}^{p} \right]$$
 (5)

$$S_{k}^{i} = \sum_{j=0}^{(M-1)/2} \left[ C_{M-1-2j} I_{k-j}^{p} + C_{M-2-2j} I_{k-j-1}^{i} \right]$$
 (6)

#### 2) Even M:

The filter calculates the following two quantities:

$$S_{k}^{p} = \sum_{j=0}^{(M-2)} \left[ C_{M-1-2j} I_{k-j}^{1} + C_{M-2-2j} I_{k-j}^{p} \right]$$
 (7)

$$S_{k}^{i} = \sum_{i=0}^{(M-2)} \left[ C_{M-1-2j} I_{k-j}^{p} + C_{M-2-2j} I_{k-j-1}^{i} \right]$$
 (8)

By taking M=4, N=4 and  $n_e$ =1, the example of Figs. 4A for  $S_k{}^i$  and 4B for  $S_k{}^p$  and relationships (2) and (4) are found again.

In the embodiment of Fig. 4C, the multipliers are represented by means receiving the sample on the one and the other hand the multiplicative on coefficient. In the application to spectrum spreading and binary spreading sequences, the filter coefficients are not arbitrary but reflect the sign of the chips forming the pseudorandom sequence. These coefficients are therefore equal to +1 or to -1. These multipliers may also assume a particular form as each sample has only to be simply multiplied by +1 or by -1. Flip-flops and multipliers of a particular type as illustrated in Fig. 9 may then be used. It is seen that each shift register comprises cells Bp or Bi with an input D and a direct output Q, wherein input D is connected to the

20

25

30

direct output of the preceding flip-flop and the direct output O is connected to the input D of the following flip-flop. Each flip-flop further comprises complemented output !Q. Multiplexers MPXp, MPXi have two inputs respectively connected to the direct Q and complemented !O outputs of the corresponding flipflops, and a control input receiving a positive or negative control signal. The output of the multiplexers are connected to adders ADD<sup>p</sup> and ADD<sup>i</sup>.

The diagram of Fig. 9 corresponds to the case when the number M is odd. So there is an extra flip-flop in the odd channel as compared with the even channel. The M coefficients are noted as  $C_{M-1}$ ,  $C_{M-2}$ , ...  $C_1$ ,  $C_0$ . If the number of the samples per chip is different from one, 15 these coefficients would be equal by packets of  $n_e$ .

Fig. 9, the channels represented In are horizontally. Stages including the delay devices may be seen vertically. With two input signals (even and odd), p=2 and taking M=4 for example, there are three stages, plus a last delay device. These considerations will be generalized later on.

The filter which has just been described may advantageously be used in spread spectrum receivers and, in particular, in two channel receivers, one for processing the signal in phase with the carrier, and the other for processing the signal in phase quadrature with said carrier. This embodiment correspond to phase difference modulations (with two or more phase states). Thus Fig. 10 schematically shows such a receiver. As illustrated, it comprises:

- in channel I, two analog/digital converters  $CAN(I)^{p}$ ,  $CAN(I)^{i}$  controlled at frequency  $n_{e}F_{c}/2$  and shifted by  $\tau=1/n_eF_c$  as described in conjunction with

Fig. 5, and a parallel architecture digital filter F(I) as described earlier;

- in channel Q, means are similar, i.e. two analog/digital converters  $CAN(Q)^p$ ,  $CAN(Q)^i$ , a parallel architecture digital filter F(Q) delivering the even  $S(Q)_k^i$  and odd  $S(Q)_k^i$  filtering signals.

In the illustrative alternative embodiment, even  $S(I)_k^p$  and odd  $S(Q)_k^i$  filtering signals delivered by two odd and even adders of the filter are directly used without recombining these signals into a unique signal. This matter is specified in Fig. 11:

- in channel I, filter F(I) comprises two adders  $ADD(I)^i$ , and  $ADD(I)^p$  delivering weighted sums  $S(I)_k^i$  and  $S(I)_k^p$ ;
- in channel Q, filter F (Q) comprises two adders  $ADD(Q)^{i}$ , and  $ADD(Q)^{p}$  delivering weighted sums  $S(Q)_{k}^{i}$  and  $S(Q)_{k}^{p}$ .

Referring back to Fig. 10, the receiver further comprises two differential demodulation circuits DD(I), 20 DD(Q), wherein the first receives the first weighted (even) sums i.e.  $S(I)_k{}^p$  and  $S(Q)_k{}^p$  and the second the second weighted (odd) sums, i.e.  $S(I)_k{}^i$  and  $S(Q)_k{}^i$ . Each of these circuits delivers DOT and CROSS signals, i.e. first signals DOT<sup>p</sup> and CROSS<sup>p</sup> for the first, and second signals DOT<sup>i</sup> and CROSS<sup>i</sup> for the second. As a reminder, a DOT signal is equal to  $I_kI_{k-1}+Q_kQ_{k-1}$  and a CROSS signal equal to  $Q_kI_{k-1}-I_kQ_{k-1}$  if  $I_k$  and  $Q_k$  refer to signals of rank k from channels I and Q.

The receiver further comprises a circuit Inf/H which receives the various DOT and CROSS signals and delivers first and second information signals  $S_{inf}^{p}$  and  $S_{inf}^{i}$ , a parity signal Sp/i and a clock signal SH determined from the correlation peaks.

30

Finally the receiver comprises a decision circuit D which receives first and second information signals  $S_{\inf}^p$ ,  $S_{\inf}^i$ , the parity signal Sp/i with which they may be distinguished from one another and the clock signal SH which enables information to be restored. The latter circuits are similar to those of standard receivers except that they distinguish the peaks of the first and second DOT and CROSS signals, by means of the parity signal Sp/i.

10 Figs. 12, 13 and 14 generalize the description which has just been made, to the case of p parallel channels, p having an arbitrary value.

Fig. 12, first of all, illustrates the general structure of the filter with p parallel channels  $V_0, \ldots, V_i, \ldots, V_{p-1}$  (it will be noted that these channels are represented vertically, for reasons of convenience unlike the case of Figs. 4A, 4B, 4C), and r+1 stages, wherein number r is the integral portion of the quantity (M+p-2)/p. For example, if M=4 and p=2, r=2, so there are three stages, as was the case for Fig. 9 already described.

The p input signals  $I_0, \ldots, I_i, \ldots, I_{p-1}$  are applied to the p channels. Each of these signals is delayed by  $1/F_t$  where  $F_t$  is the working frequency. The stages deliver intermediate signals noted as R with a lower index i designating the number of the channel (from 0 to p-1) and an upper index j designating the rank of the stage (from 0 to r). Thus, stage  $E_j$  delivers p intermediate signals  $R_i^j$ , i ranging from 0 to p-1, according to the relationship:

$$R_{i}^{j} = \sum_{q=0}^{p-1} \left( C_{M-1-q+i-jp} \right) I_{q+jp}$$

The weighting coefficient which may be noted as  $C_{\mathbf{x}}$ 

20

25

where x is the index, may be taken as equal to zero if x<0 or if  $x\ge M$ . In other words, the coefficients range from  $C_0$  to  $C_{M-1}$ .

The filter further comprises summing means  $\Sigma$  receiving the intermediate signals  $R_i{}^j$  and delivering p sums defined by:

$$S_i = \sum_{j=0}^r R_i^j$$

these p sums forming p output signals  $S_0, \ldots, S_i, \ldots, S_{p-1}$  for the filter (with only two channels, two output signals are obtained, called in the first part of the description, even and odd signals).

Fig. 13 shows an embodiment of the stage of rank j. In this figure, the p squares marked D are delay circuits and the indexed letters C are coefficients with which these signals are weighted. For simplifying the figure, the multipliers are not specially represented which means that the signal transferred through a connection is weighted by the coefficient marked above this connection.

Thus, it is seen that the p signals delivered by the p delay circuits are first multiplied by coefficients  $C_{M-1-jp},\ldots,\ C_{M-1-(p-1)-jp}$  and the p thereby weighted signals are added in an adder  $A_0{}^j$  in order to obtain a first intermediate signal  $R_0{}^j$ :

$$R_0^{j} = \sum_{q=0}^{p-1} (C_{M-1-q-jp}) I_{q+jp}$$

The formation of these intermediate signals is thus repeated with coefficients  $C_{M-1-jp},\ldots,\ C_{M+(p-1)-jp}$  and adder  $A_1{}^j$ , with coefficients  $C_{M-1+i-jp},\ldots,\ C_{M-1+i-(p-1)-jp}$  and 30 adder  $A_1{}^j$ , etc..., coefficients  $C_{M-1-(p-1)-jp},\ldots,\ C_{M-1-(p-1)-jp}$ 

 $_{1)+(p-1)-jp}$  and adder  $A_{p1}^{j}$ .

Finally, Fig. 14, illustrates an embodiment of a portion of the summing means  $\Sigma$ . For obtaining the output signal  $S_i$  defined by:

$$S_{i} = \sum_{j=0}^{r} R_{i}^{j}$$

all the intermediate signals with the same index i are added by means of r adders  ${A_i}^0$ ,  ${A_i}^1$ ,...,  ${A_i}^j$ ,...,  ${A_i}^{r-1}$  connected in series and receiving the intermediate signals  ${R_i}^0$ ,  ${R_i}^1$ ,...,  ${R_i}^j$ ,...,  ${R_i}^r$  respectively.

In order to illustrate the passing to the general case from certain particular cases, the case may be considered when p is equal to 2. The value of the intermediate signals is then:

$$R_{i}^{j} = \sum_{q=0}^{1} \left( C_{M-1-q+i-2j} \right) I_{q+2j}$$

On the other hand, by taking M=7, the value of the intermediate signals becomes:

$$R_1^{j} = \sum_{q=0}^{1} (C_{6-q+i-2j}) I_{q+2j}$$

or

$$R_{i}^{j} = (C_{6+i-2i})I_{2i} + (C_{5+i-2j})I_{1+2i}$$

20

25

5

Number r is equal to the integer portion of (M+p-2)/2 that is 3. So there are 4 stages.

Index i has two values 0 and 1 and the intermediate signals have expressions:

$$R_0^{j} = (C_{6-2j})I_{2j} + (C_{5-2j})I_{1+2j}$$

$$\mathbf{R}_{1}^{j} = (\mathbf{C}_{7-2j})\mathbf{I}_{2j} + (\mathbf{C}_{6-2j})\mathbf{I}_{1+2j}$$

The values of the output signals are then:

$$S_0 = \sum_{j=0}^{3} R_0^j = R_0^0 + R_0^1 + R_0^2 + R_0^3$$
$$S_1 = \sum_{j=0}^{3} R_1^j = R_1^0 + R_1^1 + R_1^2 + R_1^3$$

So respectively:

$$S_0 = C_6 I_0 + C_5 I_1 + C_4 I_2 + C_3 I_3 + C_2 I_4 + C_1 I_5 + C_0 I_6 + 0.I_7$$

5 and

$$\begin{split} S_1 &= 0.I_0 + C_6 I_1 \\ &+ C_5 I_2 + C_4 I_3 \\ &+ C_3 I_4 + C_2 I_5 \\ &+ C_1 I_6 + C_0 I_7 \end{split}$$

Fig. 15 illustrates the corresponding filter with its two channels (q=0, q=1) its four stages (j=0 to j=3) (stage j=4 is forced to zero), its two input signals  $I_0$ ,  $I_1$ , its two output signals  $S_0$ ,  $S_1$  and its seven coefficients  $C_0, C_1, \ldots, C_6$  (coefficients with an index equal to 7 and beyond or negative are zero).

#### CLAIMS

1. A parallel architecture digital filter receiving p input signals  $(I_0,\ldots,I_i,\ldots,I_{p-1})$  and delivering p output signals  $(S_0,\ldots,S_i,\ldots,S_{p-1})$  which are the sums of input signals weighted with M coefficients  $(C_0,\ C_1,\ldots,C_{M-1})$ , this filter comprising p parallel channels  $(V_0,\ldots,V_i,\ldots,V_{p-1})$  receiving input signals  $(I_0,\ldots,I_i,\ldots,I_{p-1})$ , characterized in that it comprises r+1 stages  $(E_0,\ldots,E_j,\ldots,E_r)$ , where r is the integer portion of ratio (m+p-2)/2, the stage of rank j delivering p intermediate signals  $(R_0^j,\ldots,R_i^j,\ldots R_{p-1}^j)$  which are the weighted sums of input signals defined by:

$$R_{i}^{j} = \sum_{q=0}^{p-1} (C_{M-1-q+i-jp}) I_{q+jp}$$

the filter further comprising summing means  $(\Sigma)$  15 receiving said intermediate signals  $(R_i{}^j)$  and delivering p sums defined by:

$$S_i = \sum_{i=0}^r R_i^J$$

these p sums forming p output signals  $((S_0,\ldots,S_i,\ldots,S_{p-1})\,.$ 

20

25

5

10

2. The digital filter according to claim 1, wherein the number of channels p is equal to 2, the filter then comprising a first channel with first means  $(R^p)$  for storing the samples of even rank  $(I_k{}^p, I_{k-1}{}^{pi}, \ldots)$  and a second channel with second means  $(R^i)$  for storing the samples of odd rank  $(I_k{}^i, I_{k-1}{}^i, \ldots)$ , each channel further comprising first  $(M_0{}^p, \ldots, M_1{}^p, \ldots, ADD^p)$  and second  $(M_0{}^i, M_1{}^i, \ldots, ADD^i)$  means respectively, for respectively calculating even  $(S_k{}^p)$  and odd  $(S_k{}^i)$ 

weighted sums, respectively.

3. The filter according to claim 2, wherein first and second means for calculating the even and odd weighted sums each comprise multipliers  $(M_1^p, M_3^p, \ldots, M_0^i, M_2^i, \ldots)$  each receiving a sample  $(I_{k-1}^p, I_k^p, \ldots, I_{k-1}^i, I_k^i, \ldots)$  and a weighting coefficient  $(C_1, C_3, C_0, C_2)$   $(C_0, C_2, C_1, C_3)$ , and an adder  $(ADD^i, ADD^p)$  connected to the multipliers.

10

- 4. The filter according to claim 2, wherein first and second storing means each comprise a first  $(R^p)$  and a second  $(R^i)$  shift register, respectively.
- 5. The filter according to claim 4, wherein each 15 shift register  $(R^p, R^i)$  comprises cells  $(B^p)$   $(B^i)$  each consisting of a flip-flop with a input (D) and a direct output (Q), wherein the input of a flip-flop is connected to the direct output (Q) of the preceding flip-flop and the direct output (Q) of a flip-flop is 20 connected to the input of the next flip-flop, each flip-flop further comprising a complemented output (!Q), the multipliers then being multiplexers (MPXP)  $(\mathtt{MPX}^i)$  with two inputs connected to the direct (Q) and flip-flops, complemented (!Q) outputs of the 25 respectively, each multiplier further comprising a control input receiving a positive or negative control signal  $(C_0, C_1, \ldots, C_{m-1})$  and an output, which is either connected to one of the inputs, or to the other, according to the sign of the control signal. 30
  - 6. A receiver for direct sequence spread spectrum signals comprising:

- at least an analog/digital converter (CAN(I), CAN(Q)) receiving a spread spectrum signal and delivering digital samples of this signal,
- at least a digital filter (F(I), F(Q)) with coefficients  $(C_j)$  adapted to the spread spectrum sequence, this filter receiving the samples delivered by the digital/analog converter and delivering a filtered signal,
- means (DD, Inf/H, D) for processing the filtered signal able to restore the transmitted data (d), this receiver being characterized in that the digital filter (F(I), F(Q)) is a parallel architecture digital filter according to any of claims 1 to 5.
- 7. The receiver according to claim 6, comprising 15 first and second channels in parallel, the first (I) for processing a signal in phase with a carrier and the second (Q) for processing a signal in phase quadrature comprising said with said carrier, each channel parallel architecture digital filter (F(I), F(Q)) with, 20 for the first channel (I), notably, first and second adders  $(ADD(I)^p$ ,  $ADD(I)^i$ ) delivering first and second weighted sums  $(S(I)_k^p, S(I)_k^i)$  and, for the second channel (Q), notably, first and second adders  $(ADD(Q)^p$ , (ADD(Q)<sup>i</sup>) delivering first and second weighted sums 25  $(S(Q_k^p, S(Q)_k^i).$
- 8. The receiver according to claim 7, wherein the processing means comprise, in the first channel (I), a first differential demodulation circuit (DD(I)) and in the second channel (Q), a second differential demodulation circuit (DD(Q)), the first differential demodulation circuit (DD(I)) receiving the first

weighted sums  $(S(I)_k^p, S(Q)_k^p)$  delivered by filters (F(I), F(Q)) of the first and second channel (I), (Q), and delivering two first DOT and CROSS signals  $(DOT^p, CROSS^p)$ , the second differential demodulation circuit (DD(Q)) receiving the second weighted sums  $(S(I)_k^i)$  and  $(S(Q)_k^i)$  delivered by filters (F(I), F(Q)) of the first and second channels (I, Q) and delivering two second DOT and CROSS signals  $(DOT^i, CROSS^i)$ .

9. The receiver according to claim 8, wherein the processing means further comprise a clock and an information circuit (Inf/H) receiving the (DOT $^p$ , CROSS $^p$ ) (DOT $^i$ , CROSS $^i$ ) signals delivered by the first and second differential demodulation circuits (DOT(I), DD(Q)) and delivering two even and odd information signals ( $S_{inf}^p$ ),  $S_{inf}^i$ ), a clock signal (SH) and a parity signal (Sp/i).

#### DESCRIPTIVE ABSTRACT


Parallel architecture digital filter and signal receiver with spectrum spreading using such a filter.


The filter comprises p shift registers  $(R^p, R^i)$  with means for calculating a weighted sum of stored samples in the registers. Thus, p weighted sums  $(S_k^p, S_k^i)$  are obtained which may be recombined. Number p may be equal to 2.


Application in digital transmissions with spectrum spreading.


10


Fig. 4C





















FIG. 4C





## 5/12





## 6/12





FIG. 9








FIG. 11








FIG. 14




FIG. 15

#### B 13146.3 RS

### Declaration, Power Of Attorney and Petition

Page 1 of 3

WE (I) the undersigned inventor(s), hereby declare(s) that:

My residence, post office address and citizenship are as stated below next to my name,

We (I) believe that we are (I am) the original, first, and joint (sole) inventor(s) of the subject matter which is claimed and for which a patent is sought on the invention entitled

PARALLEL ARCHITECTURE DIGITAL FILTER AND SPREAD SPECTRUM SIGNAL RECEIVER USING SUCH A FILTER

the specification of	which
	is attached hereto.
	was filed on
	as Application Serial No.
	and amended on
	was filed as PCT international application
	Number PCT/FR99/02724
	on November 08, 1999
	and was amended under PCT Article 19
	on

- We (I) hereby state that we (I) have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.
- We (I) acknowledge the duty to disclose information known to be material to the patentability of this application as defined in Section 1.56 of Title 37 Code of Federal Regulations.
- We (I) hereby claim foreign priority benefits under 35 U.S.C. § 119 (a)-(d) or § 365 (b) of any foreign application(s) for patent or inventor's certificate, or § 365 (a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed. Prior Foreign Application (s)

Application No.	Country	Day/month/Year	Priority Claimed
98 14071	FRANCE	09 NOVEMBER 1998	∑YES ☐ NO
			YES NO

We (I) hereby claim the benefit under Title 35, United States Code, § 119 (e) of any United States provisional application(s) listed below. (Application Number) (Filing Date) (Filing Date) (Application Number) We (I) hereby claim the benefit under 35 U.S.C. §120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56 which became available between the filing date of prior application and the national or PCT International filing date of this application. Status (pending, patented, Filing Date abandoned) Application Serial No. And we (I) hereby appoint: William L. Mathis, Registration Number 17,337; Alan E. Kopecki, Registration Number 25,813; Eric H. Weisblatt, Registration Number 30,505; Peter H. Smolka, Registration Number 15,913; Regis E. Slutter, Registration Number 26,999; James W. Peterson, Registration Number 26,057; Robert S.Swecker, Registration Number 19,885\_Samuel C. Miller III, Registration Number 27,360; Terase Stanek REA, Registration Number 30,427; Platon N. Mandros, Registration Number 22,124; Ralph L. Freeland Jr., Registration Number 16,110; Robert E. Krebs, Registration Number 25,885; Benton S. Duffett ir., Registration Number 22,030; Robert M. Schulman, Registration Number 31,196; Joel M. Freed, Registration Number 25,101; James A. Labarre, Registration Number 28,632; William C. Rowland, Registration Number 30.888; Norman H. Stepno, Registration Number 22,716; E. Joseph Gess, Registration Number 28,510; Richard H. Kjeldgaard, Registration Number 30,186; Ronald L. Grudziecki, Registration Number 24,970; David D. Reynolds, Registration Number 29,273; T. Gene Dillahunty, Registration Number 25,423; Frederick G. Michaud Jr, Registration Number 26,003; R. Danny Huntington, Registration Number 27,903 and Anthony W. Shaw, Registration Number 30,104; our (my) attorneys, with full powers of substitution and revocation, to prosecute this application and to transact all business in the Patent Office connected therewith; and we (I) hereby request that all correspondence regarding this application be sent to the firm of BURNS, DOANE, SWECKER & MATHIS, whose post Office Address is : George-Mason Building, Washington and Prince Streets, P.O. Box 1404 Alexandria, Virginia 22313-1404 We (I) declare that all statements made herein of our (my) own knowledge are true and that all statements made on information and belief are believed to be true; and future that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such wilful false statements may jeopardise the validity of the application or any patent issuing thereon.

1-00

LEVEQUE Sébastien

NAME OF FIRST SOLE INVENTOR

Signature of Inventor

April 02, 2001

Date

Residence: 12, rue Buffevent 38260 LA COTE ST ANDRE

Citizen of: Française

Post Office Address: The same as residence

NAME OF SECOND INVENTOR    Signature of Inventor   Post Office Address: The same as residence:   Les Reines	DANIELE Norbert	Residence: 10 chemin de la S
Signature of Inventor  O2 April 2001  Date  LATTARD DIdier  Residence: Les Richaus  NAME OF THIRD INVENTOR  April 02, 2001  Date  Post Office Address: The same as residence:  April 02, 2001  Date  Post Office Address: The same as residence:  April 02, 2001  Date  Residence:  La Faurie  38610 Venon  FRANCE  Citizen of:  April 02, 2001  Date  Residence:  MAME OF FIFTH INVENTOR  Residence:  Citizen of:	NAME OF SECOND INVENTOR	FRANCE FRANCE
NAME OF THIRD INVENTOR  Residence: Zes Kithans  38680 RENCUREC FRANCE  Citizen of: FRANCAISE  Signature of Inventor  Post Office Address: The same as residence: 38610 Venom  NAME OF FOURTH INVENTOR  FRANCE  Citizen of: Française  Signature of Inventor  April 02, 2001  Date  Residence: Mançaise  Post Office Address: The same as residence:  NAME OF FIFTH INVENTOR  Residence:  Citizen of: C		Post Office Address: The same as residence
Signature of Inventor  April 02, 2001 Date  PIAGET Bernard  Residence:   April 02, 2001  NAME OF FOURTH INVENTOR  FRANCE  Citizen of:  Française  Post Office Address: The same as residence:   Signature of Inventor  April 02, 2001  Date  Residence:   Residence:   Residence:   Residence:   Citizen of:  Ci	LATTARD DIdier	Residence: Les Rithans
Residence: 38610 Vmom  NAME OF FOURTH INVENTOR  FRANCE  Citizen of: Fnançaise  Post Office Address: The same as residence:  NAME OF FIFTH INVENTOR  Residence: Citizen of: Cit	Signature of Inventor  April 02, 2001	38680 RENCUREL FRANCE FRANCAISE  Citizen of: FRANCAISE  Post Office Address: The same as residence
Signature of Inventor  Post Office Address: The same as residence:  NAME OF FIFTH INVENTOR  Residence:  Citizen of:  Citizen of:  Citizen of:	PIAGET Bernard	Residence: <u>38610 Venom</u>
Post Office Address: The same as residence:  NAME OF FIFTH INVENTOR  Citizen of:		
NAME OF FIFTH INVENTOR  Citizen of:	April 02, 2001	Post Office Address: The same as residence
Citizen of:		Residence :
Citizen of:	NAME OF FIFTH INVENTOR	
	Signature of Inventor	Citizen of:  Post Office Address: The same as residence